First RISC-V OoO core

[JoeDuarte]

SiFive, the company founded by the academics who designed the RISC-V ISA, has introduced the first Out-of-Order RISC-V core. Some info on the microarchitecture here: https://www.anandtech.com/show/15036/si ... essor-ip/2